



JPW
PATENT APPLICATION
Docket No. 4591-338
Client No. ID12146-US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): June Lee Conf. No. 7848
Serial No.: 10/630,434 Examiner: Not yet assigned
Filing Date: July 29, 2003 Art Unit: 2812
Title: SEMICONDUCTOR MEMORY DEVICE INFORMING INTERNAL
VOLTAGE LEVEL USING READY/BUSY PIN

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is submitted:

☒ under 37 CFR 1.97 (b); or
(Within three months of filing national application; or date of entry of International application; or before mailing date of first office action on the merits; whichever occurs last)

☒ Applicant(s) submit herewith Form PTO 1449- Information Disclosure Citation together with copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe(s) may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 CFR 1.56.


It is requested that the information disclosed herein be made of record in this application.

Any deficiency or overpayment should be charged or credited to deposit account number 13-1703.

Customer No. 20575

Respectfully submitted,


MARGER JOHNSON & McCOLLOM, P.C.


Todd J. Iverson
Reg. No. 53,057

MARGER JOHNSON & McCOLLOM, P.C.
1030 SW Morrison Street
Portland, OR 97205
503-222-3613

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Date: August 6, 2004


Angie C. Farr



PATENT APPLICATION

Docket No. 4591-338

Client No. ID12146-US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): June Lee **Conf. No.** 7848
Serial No.: 10/630,434 **Examiner:** Not yet assigned
Filing Date: July 29, 2003 **Art Unit:** 2812
Title: SEMICONDUCTOR MEMORY DEVICE INFORMING INTERNAL
VOLTAGE LEVEL USING READY/BUSY PIN

**INFORMATION DISCLOSURE CITATION
FORM PTO-1449 (Modified)**

U.S. PATENT DOCUMENTS

Exa m <u>Init</u>	<u>Ref</u>	<u>Document Number</u>	<u>Issue Date</u>	<u>Name</u>	<u>Class</u>	<u>Sub Class</u>
_____	_____	6,297,993 B1	Oct. 2, 2001	Chen, et al.		

Examiner: _____

Date Considered: _____